Purpose -The purpose of this paper is to design and realize a high gain power amplifier (PA) with low output back-off power using the InGaP/GaAs HBT process for WCDMA applications from 1.85 to 1.91 GHz. Design/methodology/approach -A three stages cascaded PA is designed which observes a high power gain. A 100 mA of quiescent current helps the PA to operate efficiently. The final stage device dimension has been selected diligently in order to deliver a high output power. The inter-stage match between the driver and main stage has been designed to provide maximum power transfer. The output matching network is constructed to deliver a high linear output power which meets the WCDMA adjacent channel leakage ratio (ACLR) requirement of 2 33 dBc close to the 1 dB gain compression point. Findings -With the cascaded topology, a maximum 31.3 dB of gain is achieved at 1.9 GHz. S11 of less than 2 18 dB is achieved across the operating frequency band. The maximum output power is indicated to be 32.7 dBm. An ACLR of 2 33 dBc is achieved at maximum linear output power of 31 dBm. Practical implications -The designed PA is an excellent candidate to be employed in the WCDMA transmitter chain without the aid of additional driver amplifier and linearization circuits. Originality/value -In this work, a fully integrated GaAs HBT PA has been implemented which is capable to operate linearly close to its 1 dB gain compression point.
I. Introduction
WCDMA has proven to be a promising technique for terrestrial cellular communications (Oetting, 2007) . With a 4,096 kbps spreading rate and a pulse shaping roll-off factor of 0.22, which translates to a wide bandwidth operation, adjacent channel interference has become one of the most critical issues for WCDMA integration (Lilja and Mattila, 1999a) . It is expected that adjacent channel leakage ratio (ACLR) of 2 30 dBc would guarantee that two adjacent channel signals can coexist at the same time without interfering with each other (Lilja and Mattila, 1999b) . The power amplifier (PA) needs to operate in linear region to ensure this criterion of ACLR is met. Concurrently, for mobile wireless communications, the standby and talk time is a crucial specification that needs to be given attention in the design and development of the PA. In order to maximize these parameters an enhanced power added efficiency is essential (Shinjo et al., 2002; Hau et al., 2005) . Hence a trade-off is usually in existence between these two parameters catering towards best case solution. In recent practice, PA operates at a prescribed back-off region to maintain a strict linearity requirement (Raab et al., 2002) .
In this work, a PA which has a high linear output power of 31 dBm, and a corresponding PAE of 50 per cent is proposed. With this high linear output power, the PA is capable to tolerate a maximum output path loss of 7 dB from the antenna input of a WCDMA transmitter. Concurrently, it is able to operate close to its 1 dB compression point, ruling out the need to have high output back-off power from 1 dB compression point due to linearity concern. With the aid of proper impedance matching network, the severity of the trade-off between the ACLR and PAE is minimized. This paper is organized as follows: Section II explains the design methodology in the integration of the PA; Section III presents the measurement results; and the conclusion is given in Section IV.
II. Design methodology

Device size
In this work, in order to meet a 31 dBm maximum linear output power, the PA has been designed to deliver a maximum (saturation) output power of 33 dBm. The load resistance, R loadopt to achieve this maximum output power is defined as (Sweet, 2008) This work was in part supported by the UMRG Grant RG082-10AET.
where V dc is the desired operating voltage, V k is the I-V curve knee voltage and I max is the maximum current obtained if the device is biased at class-A bias point in the I-V curve, as shown in Figure 1 .
Device biasing
Two substantial parameters that define the operation of a PA are linearity and efficiency. Linearity is expressed to be (Kenington, 2000) :
where V out (t) and V in (t) represents the output and input voltage of an amplifier, respectively. M 1 is the voltage gain of the amplifier. It can be observed that there is a null presence of second or third order properties in equation (2), which translates on to the linearity performance. On the other hand, PAE is defined as (Pozar, 2005) :
where P out is the output power, P in is the input power, P DC is the DC dissipated power, and G represents the amplifier's power gain. Ideally, a PA with high linearity and efficiency are often required to have a best in class operation. Unfortunately, these parameters do not work hand in hand. Often, a trade-off between these parameters is required in the application, where the question of linearity being of importance than efficiency or vice-versa. This trade-off is emphasized by classes of operation, as summarized in Table I (Pozar, 2005) . Class-A PA is evidently the most linear amplifier. Classes of operation in a PA are determined by the Q-biasing point in the I-V curve plot (Boylestad and Nashelsky, 1999) . In this paper, the proposed PA is operated at class-AB bias point as shown in Figure 1 .
An ideal class-AB PA has peak efficiency in between 50 and 78 per cent. The term ideal is used for PA which is purely transconductive, where it does not take into account the effect of large signal non-linearity (Cripps, 1999) . This not the case for when the input signal consists of multiple carriers, where the impact on linearity is quite significant due to the advancement of the complexity in the modulation scheme adapted (Lilja and Mattila, 1999a) .
Output matching network Figure 2 shows the location of R loadopt on the Smith chart.
The maximum power transferred can be expressed as (Walsh and Johnson, 2009 ):
where V CC is the supply headroom and V sat is the saturation overdrive. In this work, in the effort of catering for a maximum output power, the proposed output matching network to transform 50 V impedance to R loadopt , is integrated as shown in Figure 3 .
High gain design
For an operation of the amplifier with a cumulative gain of 31.3 dB, an additional preceding stage has been cascaded to the amplification chain. These amplifiers are known as the predriver and driver stage, respectively. The matching network between the pre-driver and driver has been designed to have a high operating gain, which can be expressed as: Figure 1 Class-AB biasing point in the IV curve 
where G IN and G L can be expressed as follows:
where Z L represents the load impedance and Z 0 represents the characteristic impedance, respectively. The characteristics impedance is set to 50 V as a trade-off between lowest loss and highest power carrying capability (Pozar, 2005) . On the other hand, the matching network between the drive and main amplifier is designed to achieve a maximum power transfer from output of the driver to the input of the main amplifier, which serves the same purpose as with the output matching network. Another important parameter which has been given priority in this paper is the unconditional stability factor, which known Rollett (1962) factor, K. The PA has been designed to meet this criterion, which is conditioned as (Ludwig and Bretchko, 2000) :
The schematic of the integrated PA is depicted in Figure 4 .
Bias circuit design Figure 5 shows the biasing circuit employed in the PA design. In Figure 5 , Q 1 acts as a single current mirror to bias up the pre-driver stage. Transistor Q 2 has been added in a cascode integration with Q 1 in order to present a high output resistance, which stabilize the bias circuit over supply voltage variation. Resistor R 1 acts as a feedback resistor to ensure the stability of Q 2 .Two diodes are added at the base of Q 1 to exhibit enhanced temperature compensation. Capacitor C 1 helps to mitigate the bias modulation effect. Bias modulation effect is a phenomenon where the bias circuit is modulated by the input modulating signal due to presence of low impedance at bias circuit output, which is the output of Q 2 in this circuit (Cripps, 1999) . Figure 6 depicts the physical view of the fabricated die using the 2 mm InGaP/GaAs HBT technology. Figure 7 shows the small signal S-parameter performance of the amplifier. From Figure 7 , it can be observed that the PA exhibits an excellent input return loss (S 11 ) performance. The worst case S 11 is 218 dB. On the other hand, the small signal gain (S 21 ) is observed to be more than 31 dB from 1.8 to 1.9 GHz. At this selective frequency of 1.88 GHz, the output return loss, S 22 is 2 15 dB. Figure 8 shows the large signal gain plot respective to its output power plot. The maximum output power observed to be 32.7 dBm. The variation in gain is less than 0.5 dB, which translates to a linear transmission due to very minimum AM-AM effect. This amplifier has a K-factor more than 1 from DC up to 3 GHz of frequency, thus ensures a stable operation at the in-band and out-band frequencies. The K-factor response is shown in Figure 9 .
III. Measurement result
The ACLR and PAE performance is plotted in Figure 10 . It can be observed that the PA meets ACLR of 233 dBc at output power of 31 dBm, which serves to be the maximum linear output power of the designed PA. The corresponding PAE is 50.1 per cent at 1.88 GHz. With this high linear output power, the antenna path loss would not be a major concern once the PA is integrated at the transmitter chain. The presence of a valley at output power (Cripps, 2002) . Figure 11 depicts the ACLR spectrum at the frequency of 1.88 GHz. The measured performance of this PA is summarized in Table II. Table III summarizes the performance comparison of the proposed PA, respective to other recent reported works. It could be deduced that the proposed architecture observes an enhanced PAE with a superior performance in gain and maximum linear output power.
IV. Conclusion
In this paper, a high linear output power (31 dBm) and high PAE (50.2 per cent) PA has been implemented for WCDMA mobile communications. The PAE is better than several reported work, in literature. The high linear output power obtained sets precedence for a more tolerable path loss at the transmitter chain. On the other hand, the high operating gain rules out the need to have an additional driver amplifier in the transmitter chain. This PA serves to be a good candidate to be part of WCDMA transmitter chain for mobile wireless communications. 
